SpiNNaker Hardware & Software



Overview







SpiNNaker Project



Human Brain Project

A million mobile phone processors in one computer Able to model about 1% of the human brain... ...or 10 mice!

SpiNNaker



MANCHESTER 1824

Contents

- What is SpiNNaker?
- SpiNNaker at different scales
- SpiNNaker architecture: chip & system
- Using SpiNNaker

MANCHESTER 1824

2

How is SpiNNaker Used?

- Some key user communities:
 - **Computational neuroscientists** to simulate large neural models and try to understand the brain
 - Roboticists to build advanced neural sensory and control systems
 - **Computer architects** to apply neural theories of computation to non-neural problems

MANCHESTER

SpiNNaker System



5

MANCHESTER

Multicast Routing

- Hardware router on each node
- Packets have a routing key ٠
- Router has a look-up table ٠ of {key, mask, data} triplets
- If address matches a key-٠ mask pair, the associated data tells router what to do with the packet

MANCHESTER Chip-to-chip communications: Packet routing

No memory shared between chips!

- Communicate via simple messages called packets:
 - 40 bit (no data) or 0
 - 72 bit (includes 32-bit data word) 0
- Four types of routing, most important (for you) is *multicast*
- Packets used to communicate with the host and external peripherals:
 - Via Ethernet adapter for host comms. 0
 - Or via chip-to-chip SpiNNaker links for 0 external devices

Multi-chip

Europe

Routing Types

Nearest Neighbour Point-to-Point **Multicast Fixed Route**

MANCHESTER

6

SpiNNaker Chip









SpiNNaker Boards







SpiNNaker Machines









Scaling to a billion neurons



MANCHESTER 1824

What Next for SpiNNaker?

- Five cabinet machine (500K ARM cores)
 - Now online and available!
 - Open to any research project, in principle
- SpiNNaker2 being developed within HBP
 - New systems by 2020?
- For further information contact: simon.davidson@manchester.ac.uk





SpiNNaker Node

Inter-chip links w Ν SW NE Е s 3 2 1 0 4 5 Router System Bus GPIO Ethernet



13

MANCHESTER 1824 Chip Resources

✤ 18 cores on a chip:

- \circ 1 Monitor Processor
- 16 Application processors
- o 1 fault-tolerant/yield spare
- Each core is an ARM968 processor
 - o 200 MHz clock speed
 - No memory management or floating point!
 - o Local memories:
 - 32K local code memory (ITCM), 64K local data (DTCM)
 - TCMs are visible only to local processor

✤ 128MByte SDRAM

 $\circ~$ Shared and visible to all processors on same node

✤ Router:

- Directs flow of information from core-to-core across the machine

Chip Architecture



MANCHESTER 1824

14

Using SpiNNaker:

The Software Stack



Software Stack



17

MANCHESTER 1824

What Files are Required for Simulation?





Mapping Process



MANCHESTER 1824

Order of Events (batch mode)

- 1. Compile network description
- 2. Map graph to machine
- 3. Generate data files
- 4. Load files
- 5. Synchronise the start on all cores!
- 6. Simulation runs to completion
- 7. Hands back control to host
- 8. Read back results and post-process



End of Overview!

- Much more detail on all of these topics
 - In the sessions to come....
- Any questions for now?
- Just one more thing to add....



22

Buying SpiNNaker Hardware



- 48-node board now available for sale
- Non-commercial use only
- 4-node boards can only be loaned (currently!)

• For further information contact: simon.davidson@manchester.ac.uk