

SpiNNaker Chip Resources



Steve Temple SpiNNaker Workshop – Manchester – Sep 2016



MANCHESTER 1824

Overview

- Chip Architecture
- Core Architecture
- Low-level Communication
 - Packet formats
 - Multicast routing
- High-level Communication SDP
- Hardware Limitations

Please interrupt if you have a question!



MANCHESTER 1824

SpiNNaker Chip Outline

Inter-chip links SW w Ν Е NE S 5 4 3 2 0 Router Core 0 Core 1 Core 2 Core 17 System Bus SDRAM (128MB) **Peripherals** GPIO Ethernet

SpiNNaker



Chip Interconnect





MANCHESTER 1824

SpiNNaker Chip Details



MANCHESTER 1824

SpiNNaker Core



SpiNNake

MANCHESTER 1824

SpiNNaker Chip Layout



MANCHESTER

- ARM968 CPU
- ARM9 CPU clocked at 200 MHz
- ARM v5TE architecture
 - Supports 32-bit ARM and 16-bit Thumb code
 - Some DSP instruction support saturated arithmetic, extended multiplies
 - No floating point hardware!
- Two Tightly Coupled Memory (TCM) blocks
 - Single cycle (5 ns) access time
 - 32 KB Instruction TCM (ITCM)
 - 64 KB Data TCM (DTCM)
- DMA interface into both TCMs





SpiNNaker Core





MANCHESTER 1824

Communications Controller

SpiNNake





MANCHESTER

Monitor Processor & Virtual Cores







MANCHESTER SpiNNaker Hardware Limits

- Processors 16/17 per chip (but scalable to thousands of chips)
- ARM968 ARM9 at 200MHz 220 DMIPS
- Local memory very limited
 - Instruction memory 32K bytes
 - Data memory 64K bytes
- Local Memory access time 5 ns
- Per chip memory 128M bytes (shared)
- Shared memory access time
 - Individual accesses > 100 ns (NB write buffer)
 - DMA accesses ~ 15ns per word



MANCHESTER 1824 **SpiNNaker Arithmetic Limits**

- ARM968 has no floating point hardware
- Options
 - Soft Floating Point slow and memory hungry
 - Fixed point uses integer ops
 - Limited range before precision lost
 - Some GCC compiler support (but slowish)
 - Or hand code (C or assembly) for best performance (some libraries available)
- ARM968 has some DSP extensions
 - Saturation, MAC, double operations, CLZ
 - Accessible via compiler intrinsics



MANCHESTER **SpiNNaker Packet Limits**

- Packet payload is small typically 32 bits
- Packet bandwidth is limited
- Chip-to-chip links ~ 250M bit/s (5 or 3 M pkt/s)
 - Currently 50% slower via board-to-board links
- CPU packet processing overhead typically 200-1000ns
- Packets can get lost (dropped) in case of congestion - can be "re-injected" in some cases
- Multicast router table is not infinite!



MANCHESTER 1824 SpiNNaker Bandwidth Limits

- Overall I/O bandwidth into the machine is limited
- Currently most external I/O is by 100 Mbit/s Ethernet (and only one interface per board)
- High level I/O via SDP is limited by software overheads
 - Around 10 Mbyte/s to Ethernet-attached chip
 - Around 2 Mbyte/s to 'unattached' chips (via P2P packets)
- Potential for higher I/O bandwidth via SATA links on FPGAs but currently unexploited spinnake

