SpiNNFrontEndCommon development
Common support code for user-facing front end systems.
Loading...
Searching...
No Matches
Data Structures
Here are the data structures with brief descriptions:
[detail level 12]
 Ca_key_tKey union from a key and mask to a 64 bit number
 Calias_element_tCopy of key mask needed for Mundy compressor
 Calias_list_tLinked list of arrays
 Caliases_tTop of tree
 Cbit_set_tWrapper over bitfield
 Cchip_key_data_t
 CcommandCommand structure, describing a SpiNNaker multicast packet to be sent at some point
 Ccommand_listA collection of commands to be sent in response to an event
 Ccomms_ctl_tSpiNNaker communications controller registers
 Ccomms_rx_status_tIndicates packet reception status
 Ccomms_source_addr_tP2P source address
 Ccomms_tx_control_tControls packet transmission
 CconfigThe configuration parameters for the application
 Ccore_atomA core and an atom for counting
 Ccs_provenance_tCustom provenance data
 Cdata_in_config_tThe layout of the Data In configuration region
 Cdata_in_data_items_tData positions in sdram for data in config
 Cdata_out_config_tThe layout of the Data Out configuration region
 Cdata_specification_metadata_tThe central structure that the DSE writes
 Cdata_speed_out_config_tHuman readable definitions of each element in the transmission region
 Cdma_control_tDMA control register
 Cdma_description_tDMA descriptor
 Cdma_global_control_tDMA global control register
 Cdma_stats_control_tDMA statistics control register
 Cdma_status_tDMA status register
 Cdma_tDMA controller registers
 Cdma_timeout_tDMA timeout register
 Cdsupg_provenance_tThe structure of the provenance region FIXME
 Cdumped_packet_tDumped packet type
 Ceieio_header_bitfieldsThe header of an EIEIO packet
 Ceieio_header_bitfields.__unnamed1__
 Ceieio_header_bitfields.__unnamed3__
 Centry_tHolds data for a routing table entry
 Cethernet_controller_tEthernet controller registers
 Cethernet_general_command_tEthernet general command
 Cethernet_general_status_tEthernet general status
 Cethernet_interrupt_clear_tEthernet interrupt clear register
 Cethernet_phy_control_tEthernet PHY (physical layer) control
 Cethernet_receive_descriptor_pointer_tEthernet receive descriptor pointer
 Cethernet_receive_descriptor_tEthernet received message descriptor
 Cethernet_receive_pointer_tEthernet receive data pointer
 Cethernet_tx_length_tEthernet frame transmit length
 Cextra_monitor_provenance_tThe information in the provenance region
 Cfilter_info_tDescribes a single filter, which is a wrapper for bit_field_t
 Cfilter_region_tThe contents of the bitfield region in SDRAM
 Cheader_tThe header of the routing table information in the input data block
 Ckey_atom_data_tA mapping from multicast keys to sections of a contiguous range of atoms (neurons, etc.)
 Ckey_atom_pair_tA pair containing a multicast key and the number of contiguous atoms (neurons, etc.) to which it applies
 Ckey_mask_tHolds key and mask
 Ckey_translation_entry
 Clpg_configDefinitions of each element in the configuration
 Clpg_provenance_data_tProvenance data store
 Cmerge_tMerge struct. entries which can be merged
 Cnode_tNode struct
 Cprofiler_regionThe layout of the profiler's DSG region
 Cprofiler_stateThe internal state of the profiler
 Creceive_data_to_location_msg_tMeaning of payload in first data in SDP packet
 Creceive_seq_data_msg_tMeaning of payload in subsequent data in SDP packets
 Crecorded_packet_tWhat information is recorded about a packet
 Crecording
 Crecording_channel_tStructure that defines a channel in memory
 Crecording_region_tData for an individual region
 Crecording_regions_tHeader of general structure describing all recordings
 Cregion_desc_t
 Creinject_config_tHow the reinjection configuration is laid out in memory
 Creinjector_status_response_packet_tDefintion of response packet for reinjector status
 Creq_packet_sdp_tAn EIEIO request-for-more-space message
 Cripmcs_provenance_tThe provenance data items
 Crouter_control_tRouter control register
 Crouter_diagnostic_counter_ctrl_tRouter diagnostic counter enable/reset
 Crouter_diagnostic_filter_tSpiNNaker router diagnostic filter
 Crouter_diversion_tRouter diversion rules, used to handle default-routed packets
 Crouter_dump_outputs_tRouter dump outputs
 Crouter_dump_status_tRouter dump status
 Crouter_entry_tRouter entry positions in sdram
 Crouter_error_status_tRouter error status
 Crouter_fixed_route_routing_tFixed route and nearest neighbour packet routing control
 Crouter_multicast_route_tSpiNNaker router multicast route
 Crouter_p2p_table_entry_tA packed word in the P2P routing table
 Crouter_packet_header_tRouter error/dump header
 Crouter_status_tRouter status
 Crouter_tSpiNNaker router controller registers
 Crouter_timing_counter_ctrl_tRouter timing counter controls
 Csample_paramsDescribes the format of the configuration region
 Csc_clock_mux_tSystem controller clock multiplexing control
 Csc_io_tSystem controller general chip I/O pin access
 Csc_link_disable_tSystem controller link and router control
 Csc_magic_proc_map_tSystem controller processor select
 Csc_magic_subsystem_map_tSystem controller subsystem reset target select
 Csc_misc_control_tSystem controller miscellaneous control
 Csc_monitor_id_tSystem controller monitor election control
 Csc_mutex_bit_tSystem controller mutex/interlock
 Csc_pll_control_tSystem controller phase-locked-loop control
 Csc_reset_code_tSystem controller last reset status
 Csc_sleep_status_tSystem controller sleep status
 Csc_temperature_tSystem controller temperature status/control
 Csdp_data_out_tMessage payload for the data speed up out SDP messages
 Csdp_msg_out_payload_tSDP packet payload definition
 Csdp_msg_pure_dataAn SDP message with purely data, no SCP header
 Csdram_cas_latency_tMemory CAS latency
 Csdram_chip_tMemory chip configuration
 Csdram_command_tMemory controller command
 Csdram_controller_tMemory controller registers
 Csdram_direct_command_tMemory controller direct command
 Csdram_dll_status_tMemory delay-locked-loop (DLL) test and status inputs
 Csdram_dll_tSDRAM delay-locked-loop (DLL) control registers
 Csdram_dll_user_config0_tMemory delay-locked-loop (DLL) test and control outputs
 Csdram_dll_user_config1_tMemory delay-locked-loop (DLL) fine-tune control
 Csdram_qos_tMemory QoS settings
 Csdram_ram_config_tMemory configuration
 Csdram_refresh_tMemory refresh period
 Csdram_status_tMemory controller status
 Csdram_timing_config_tMemory timimg configuration
 Csimulation_configPosition and human readable terms for each element from the region containing the timing details
 Csimulation_provenanceElements that are always grabbed for provenance if possible when requested
 Cspinnaker_packet_control_byte_tThe control byte of a SpiNNaker packet
 Csystem_controller_tSystem controller registers
 Ctable_tHolds a routing table description
 Ctimed_commandA command that happens at a particular simulation time
 Ctimed_command_listA collection of commands to be sent at particular simulation times
 Ctimer_control_tTimer control register
 Ctimer_controller_tTimer controller registers
 Ctimer_interrupt_status_tTimer interrupt status flag
 Cvic_control_tVIC registers
 Cvic_mask_tMask describing interrupts that can be selected
 Cvic_vector_control_tVIC individual vector control
 Cwatchdog_control_tWatchdog timer control register
 Cwatchdog_controller_tWatchdog timer control registers
 Cwatchdog_lock_tWatchdog timer lock register
 Cwatchdog_status_tWatchdog timer status registers